Hardware Implementation of Dynamic S-BOX to Use in AES Cryptosystem

نویسندگان

  • Kooroush Manochehri Department of Computer Engineering and IT, Parand Branch, Islamic Azad University, Parand, Iran
  • Sahar Darvish Motevali Faculty of Computer and Information Technology Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran
چکیده مقاله:

One of the major cipher symmetric algorithms is AES. Its main feature is to use S-BOX step, which is the only non-linear part of this standard possessing fixed structure. During the previous studies, it was shown that AES standard security was increased by changing the design concepts of S-BOX and production of dynamic S-BOX. In this paper, a change of AES standard security is studied by production of dynamic and key-dependent S-BOX. Also the LFSR random number generation hardware algorithm is applied in order to produce the dynamic S-BOX. In order to produce a dynamic and key-dependent S-BOX, the field bits of key are divided into separated bits at first and then a byte is selected by LFSR algorithm randomly. The number of selected bit is considered as the repeating number of LFSR algorithm and is applied in order to produce dynamic S-BOX. In the evaluation step, we compared the proposed model with fixed S-BOX model in the original AES algorithm. It was shown that the proposed implementation could increase the security as about 0.2%, 0.017% and 0.19%, 0.04 in the case of avalanche effect, output bits dependence criteria, compared with the strict avalanche criteria and in the case of linear criteria, respectively.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Higher-Order Threshold Implementation of the AES S-Box

In this paper we present a threshold implementation of the Advanced Encryption Standard’s S-box which is secure against firstand second-order power analysis attacks. This security guarantee holds even in the presence of glitches, and includes resistance against bivariate attacks. The design requires an area of 7849 Gate Equivalents and 126 bits of randomness per S-box execution. The implementat...

متن کامل

Implementation of AES with New S-Box and Performance Analysis with the Modified S-Box

Cryptographic algorithms are the most essential elements in designing the system security . Though there are numerous encryption systems used in security systems by various organizations, for the wider use, a particular encryption method is used as a standard. The internationally accepted and acclaimed algorithm is Advanced Encryption Standard. Here in this paper we have implemented the Advance...

متن کامل

Hardware Implementation of Aes Algorithm

The paper presents a hardware implementation of the AES algorithm developed for an external data storage unit in a dependable application. The algorithm was implemented in FPGA using the development board Celoxica RC1000 and development suite Celoxica DK. The purpose of this prototype version was to test the correctness of the implemented algorithm and to gain experience in optimisation of algo...

متن کامل

Timing Attack on a Modified Dynamic S-box Implementation of the AES InvSubBytes Operation

This paper demonstrates a novel timing attack on a software implementation of the AES decryption algorithm. The implementation was optimized to reduce its code and memory footprint by utilizing an inverse S-box operation which directly calculates the substitution values instead of fetching them from a pre-computed look-up table. This code-size optimized implementation was created as part of a l...

متن کامل

Dynamic AES-128 with Key-Dependent S-box

Advanced Encryption Standard (AES) block cipher system is widely used in cryptographic applications. The main core of AES block cipher is the substitution table or SBox. This S-box is used to provide confusion capability for AES. The aim of this paper is to design dynamic S-box which depends on the secret key. The parameters of the new created SBOXes have characteristics equal to those in the o...

متن کامل

A DPA Resistant FPGA Implementation of AES Cryptosystem with Very Low Hardware Overhead

Differential Power Analysis (DPA) implies measuring the supply current of a cipher-circuit in an attempt to uncover part of a cipher key. Cryptographic security gets compromised if the current waveforms obtained correlate with those from a hypothetical power model of the circuit. During last years, there has been a large amount of work done dealing with the algorithmic and architectural aspects...

متن کامل

منابع من

با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ذخیره در منابع من قبلا به منابع من ذحیره شده

{@ msg_add @}


عنوان ژورنال

دوره 10  شماره 2

صفحات  49- 55

تاریخ انتشار 2017-10-16

با دنبال کردن یک ژورنال هنگامی که شماره جدید این ژورنال منتشر می شود به شما از طریق ایمیل اطلاع داده می شود.

میزبانی شده توسط پلتفرم ابری doprax.com

copyright © 2015-2023